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The semiconductor technology particularly CMOS has
encountered its limitations due to aggressive scaling of the
device feature size to improve circuit performance in the sub-
wavelength lithography regime. Many new devices have been
introduced in more than-Moore era [1–3]. The multiple gate
Metal Oxide Semiconductor Field Effect Transistor(MuGFETs) have been proposed for promising solution as
well as a strong candidate for nanoscale technology CMOS
devices because of its excellent immunity toward short channel
effects (SCEs), low leakage current, high driving controllability
and high output resistance. The two main manifestations of
SCE are Drain Induced Barrier Lowering (DIBL) and the
threshold voltage roll off, which consequently increases the
off state current and further the on–off current ratio will be
degraded. In coming future, MuGFETs are emerging devices
for replacing conventional single gate MOSFETs [4–6]. The
electrostatic control of channel by gate increases in case of
MuGFETs which dramatically reduces SCEs and also the
lightly doped channel helps to alleviate the mobility degrada-
tion problem [2].
The Cylindrical Gate All Around (CGAA) MOSFET is
considered one of the most promising device structures for fur-
ther scaling down of CMOS technology. In this architecture,
the channel is completely surrounded by the gate so that the
Table 1 Parameter used for the simulation.
Parameter
symbol
Technology parameter Value
16 3
1172 K.P. Pradhan et al.gate has more control over the channel which further mini-
mizes the SCEs [7,8]. The downscaling of CMOS technology
is the primary factor for the improvement in IC performance
and cost, which contributes to a rapid growth in semiconduc-
tor industry. Because of the shorter dimension and higher
drive current, CGAA MOSFETs can achieve higher packing
density as compared to double gate (DG) MOSFETs [8,9].
So, the CGAA MOSFET has excellent electrostatic control
of the channel, robustness against SCEs, better scaling options,
no ﬂoating body effect, larger Equivalent Number of Gate,
ideal subthreshold swing, suppress corner effects, non-
conﬁnement of carriers near to Si/SiO2 interface, reduced nat-
ural length as compared to other MuGFETs and gives volume
inversion [2,7,10,11].
In this paper, it has been observed that solving the center
potential in the channel may produce more accurate results as
compared to surface potential [12]. To solve the Poisson’s equa-
tion, an assumption is made as the potential inside the channel
has parabolic nature [13]. Again the threshold voltage expres-
sion of CGAA MOSFET is derived by using the center poten-
tial model. The model results are veriﬁed with commercially
available device simulator Sentaurus TCAD from Synopsis.
The whole manuscript is organized as follows. Along with
the introduction, Section 2 describes the device structure
description that includes all the dimensions, materials and
doping concentrations of CGAA-MOSFET. This section also
analyzes the physics of the device using numerical simulations
and models activated for simulation. Section 3 comprises of
two subsections that includes the formulation of center poten-
tial and modeling of threshold voltage. The impact of numer-
ous device parameters on the center potential as well as on the
threshold voltage of the CGAA MOSFET is discussed in
Section 4. Finally, the concluding remarks in Section 5 sub-
stantiates the novelty of the paper.
2. Device structure and simulation setup
The schematic diagramof the fully depletedCylindricalGateAll
Around (CGAA) MOSFET structure used for modeling and
simulation is shown in Fig. 1. The radial and lateral directions
are assumed to be along the radius and the z-axis of the cylinder
as shown in Fig. 1. The device has uniformly doped source–
drain with doping concentration of ND ¼ 1 1020 cm3. The
channel is kept lightly doped with doping concentration of
NA ¼ 1 1016 cm3. The gate oxide thickness and the diameter
of the silicon pillar are tox ¼ 2 nm and 2 * r= 10 nm,
respectively.Figure 1 Schematic Structure of Cylindrical Gate All Around
(CGAA) MOSFET.The work function of the gate material is: /M ¼ 4:6 eV
(e.g., Au). The Table 1 shows the list of parameters used in
the simulation. The simulation is carried out by the device sim-
ulator Sentaurus, a 3-D numerical simulator from Synopsis
Inc. [14]. To study the center potential along the channel we
have taken the cutline at the middle of the channel thickness
across the z-axis of the device. In Figs. 3–6 the lateral position
15 nm in z-axis indicates the center of the channel of the struc-
ture. To obtain accurate results for MOSFET simulation we
need to account for the mobility degradation that occurs inside
inversion layers. The drift–diffusion model which is the default
carrier transport model in Sentaurus Device is activated. For
the drift–diffusion model, the current densities for electrons
and holes are given by the following:
J
!
n ¼ lnðnrEC  1:5nkTr lnmnÞ þDnðrn nr ln cnÞ ð1Þ
~Jp ¼ lpðprEV þ 1:5pkTr lnmpÞ Dpðrp pr ln cpÞ ð2Þ
where ~Jn, and ~Jp are electron and hole current density. ln, and
lp represent electron and hole mobility. n, and p describe elec-
tron and hole density. cn; cp are Fermi statistic constants, and
mn;mp present spatial effective masses of electron and hole
respectively. T and k describe temperature and Boltzmann
constant. EC, and EV are conduction and valance energy
bands. Dn, and Dp represent the diffusion constants for elec-
tron and holes respectively. The ﬁrst term takes into account
the contribution due to the spatial variations of the electro-
static potential, the electron afﬁnity, and the band gap
[15,16]. The remaining terms take into account the contribu-
tion due to the gradient of concentration, and the spatial vari-
ation of the effective masses mn and mp. All other terms used
are usual meaning. In the simulation basic mobility model is
used, that takes into account the effect of doping dependence,
high-ﬁeld saturation (velocity saturation), and transverse ﬁeld
dependence. The inversion layer mobility models Lombardi
(constant voltage and temperature, CVT), along with Shockl
ey–Read–Hall (SRH) and Auger recombination models are
included. The impact ionization effects are ignored in our sim-
ulation. The silicon band gap narrowing model that determines
the intrinsic carrier concentration is also activated. The solu-
tion of the device equations are done self-consistently, on theNa Impurity doping concentration in the
channel
10 cm
Nd Impurity doping concentration in the
source and drain
1020 cm3
R Channel radius 5 nm
tSi Silicon ﬁlm thickness = 2r 10 nm
tox Oxide thickness 2 nm
L Channel length 30 nm
e0 Permittivity of vacuum 8:81012 F/
m
eSi Permittivity of silicon 11:85
e0
eox Permittivity of oxide 3:9
e0
k Boltzmann constant 1:381023 J/
K
T Absolute temperature in kelvin 300 K
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error is calculated and device attempts to converge on a solu-
tion that has an acceptably small error. The Poisson equation,
continuity equations, and the different thermal and energy
equations are included in simulation [14]. All the structure
junctions are assumed as abrupt, and the biasing conditions
are considered at room temperature in the simulation.
3. Analytical modeling
3.1. Center potential formulation
The potential distribution /ðr; zÞ in the channel region has
been obtained by solving the following 2-D Poisson’s equation
in cylindrical coordinate system. The 2-dimensional cross sec-
tional view of the structure is shown in Fig. 2.
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 
þ @
2
@z2
ð/ðr; zÞÞ ¼ qNa
esi
ð3Þ
The potential distributions inside the channel region are
approximated by a parabolic polynomial as:
/ðr; zÞ ¼ c0ðzÞ þ c1ðzÞrþ c2ðzÞr2 ð4Þ
The coefﬁcients c0; c1 and c2 are the functions of z- only, and
can be determined by using the given boundary conditions.
/ð0; 0Þ ¼ Vbi ð5Þ
/ð0;LÞ ¼ Vbi þ Vds ð6Þ
where Vds is the drain to source voltage and Vbi is the built-in
potential between the source/drain and Si channel junction and
is given by
Vbi ¼ KT
q
ln
NaNd
n2i
 
ð7Þ
From the Eq. (2), if we consider r ¼ 0 then that will become
our center potential as given below:
/ðr; zÞjr¼0 ¼ c0ðzÞ ð8Þ
/ð0; zÞ ¼ /cðzÞ ¼ c0ðzÞ ð9Þ
where c0ðzÞ will be the center potential and is a function of z-
only. The electric ﬁeld at the center of the ﬁlm is zero
@
@r
/ðr; zÞ

r¼0
¼ 0 ð10Þ
The electric ﬁeld at the silicon oxide interface is given byFigure 2 A 2-dimensional cross-sectional view of the structure of
Cylindrical Gate All Around (CGAA) MOSFET.@
@
/ðr; zÞ

r¼tsi=2
¼ eox
esi
ðVgs  Vfb  /ðr; zÞÞ
t;ox
ð11Þ
where t;ox ¼ tSi2 ln 1þ 2toxtsi
 
, Vgs is gate to source voltage eox and
esi are the permittivity of SiO2 and Si respectively and Vfb is the
ﬂat band voltage which is given as below:
Vfb ¼ /M  /S ð12Þ
/S ¼
vSi
q
þ Eg;Si
2q
þ kT
q
ln
Na
ni
 
ð13Þ
By differentiating the Eq. (4) with respect to ‘r’ and equating it
with Eq. (10), one can get
c1ðzÞ ¼ 0 ð14Þ
Further putting Eq. (14) in Eq. (4), we can get as
/ðr; zÞ ¼ c0ðzÞ þ c2ðzÞr2 ð15Þ
Then by solving Eq. (15) using the given boundary conditions,
the value of c2ðzÞ can be calculated.
c2ðzÞ ¼ ðVgs  Vfb  c0ðzÞÞ t2si 1þ
2esit;ox
eoxtsi
  1
ð16Þ
From Eq. (9), we can express the center potential as:
/ðr; zÞ ¼ /cðzÞ þ c2ðzÞr2 ð17Þ
The center potential can be calculated by calculating the
potential at r ¼ 0
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 
r¼0
þ @
2
@z2
ð/ðr; zÞÞ

r¼0
¼ qNa
esi
ð18Þ
So, ﬁnally by solving the Eq. (18) at r ¼ 0 with the help of
above said boundary conditions and other expressions, one
can get the center potential as given below:
/cðzÞ ¼ A exp
ﬃﬃﬃ
4
k
r
z
 !
þ B exp 
ﬃﬃﬃ
4
k
r
z
 !
þ Vgs  Vfb  kqNa
4esi
 
ð19Þ
where
k ¼ t2si 1þ
2esit;ox
eoxtsi
 
ð20Þ
A ¼
Vbi  Vgs  Vfb  kqNa4esi
  
1 exp 
ﬃﬃ
4
k
q
z
  
þ Vds
exp
ﬃﬃ
4
k
q
L
 
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4
k
q
L
 
2
64
3
75
ð21Þ
B ¼ 
ðVbi  ðVgs  Vfb  kqNa4esi ÞÞ 1 exp
ﬃﬃ
4
k
q
z
  
þ Vds
exp
ﬃﬃ
4
k
q
L
 
 expð
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4
k
q
LÞ
2
64
3
75
ð22Þ3.2. Threshold voltage formulation
By utilizing (5)–(9), the potential at the body center /cðzÞ and
at the surface /sðzÞ can be related as below
Figure 3 Potential along the channel length at body center and
at the surface. Parameters used /M ¼ 4:6 eV, NA ¼ 1 1016 cm3,
r= 7.5 nm, L= 30 nm, tox ¼ 2 nm, VGS ¼ 0:1 V and
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t2si
k
ð23Þ
The position ðzminÞ of the minimum center potential can be cal-
culated by differentiating the center potential and equating it
to zero as given below.
d
dz
/sðzÞ

z¼zmin
¼ d
dz
/cðzÞ 
t2si
k
d
dz
/cðzÞ ¼ 0 ð24Þ
d
dz
/cðzÞ ¼ 0 ð25Þ
By solving the above equation with the help of boundary con-
dition, we can get the zmin point as
zmin ¼
ﬃﬃﬃﬃﬃ
k
16
r
ln
B
A
 
ð26Þ
Putting the zmin value in Eq. (23), the minimum surface poten-
tial can be calculated as (27)
/smin ¼ ðVgs  VfbÞ þ 2
ﬃﬃﬃﬃﬃﬃﬃ
AB
p
 kqNa
4esi
 
1 t
2
si
k
 
ð27Þ
The threshold voltage of the CGAA device can be found as
follows [17]:
usminjVgs¼Vth ¼ /sminth ¼ 2/F ð28Þ
/F ¼ KT ln
Na
ni
ð29Þ
where /F is the difference between the Fermi potential and the
intrinsic Fermi level in the bulk region, /sminth is the value of
surface potential at which the volumetric inversion electron
charge density in the Si device is equal to the body doping.
By solving (27) and (28), one can calculate the threshold volt-
age as given below:
Vth ¼ Vfb þ /sminth þ
kqNa
4eSi
1 t
2
Si
k
 
 2
ﬃﬃﬃﬃﬃﬃﬃ
AB
p
1 t
2
Si
k
 
ð30Þ
If channel length (L) is very large then 2
ﬃﬃﬃﬃﬃﬃﬃ
AB
p
1 t2Sik
 
becomes
negligible, so that we can re-write Eq. (30) as:
VthL ¼ /sminth þ Vfb þ
kqNa
4esi
1 t
2
si
k
  
ð31Þ
Finally by putting A and B values in (30) and replacing VGS
with Vth, we get:
Vth ¼ bþ
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
b2  4ac
p
2a
ð32Þ
Where a, b, and c are constants and given as below:
a ¼ 1N2N4N5 ð33Þ
b ¼ N1N4N5 þN2N3N5  2VthL ð34Þ
c ¼ V2thL N2N4N5
N1 ¼
Vbi þ Vfb þ kqNa4esi
 
1 exp 
ﬃﬃ
4
k
q
L
  
þ Vds
exp
ﬃﬃ
4
k
q
L
 
 exp 
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4
k
q
L
 
2
64
3
75 ð35ÞN2 ¼
1 exp 
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4
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2
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75 ð36Þ
N3 ¼ 
Vbi þ Vfb þ kqNa4esi
 
1 exp
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þ Vds
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ﬃﬃ
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1 exp
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4
k
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 exp 
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4
k
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N5 ¼ 4 1 t
2
si
k
 
ð39Þ4. Results and discussion
In this section, results obtained from theoretical models of the
center potential are compared with the numerical simulation
results. The center potential, /ð0; zÞ, and the surface potential,
/ tSi
2
; z
 	
for the CGAA MOSFET are compared in Fig. 3. The
center potential curve lies above the surface potential along
with their minimum potential points.
It can be noted that source channel barrier height at chan-
nel center is lower than that of the surface and hence the
threshold voltage should be calculated by using the center
potential minima.
Fig. 4 shows the variation of the center potential along the
channel for three different radius/thin ﬁlm thicknesses of GAA
MOSFET. When the thin ﬁlm thickness is reduced, the con-
trollability of the gate over the channel becomes stronger in
comparison with the inﬂuence exerted by the source/drain.
Fig. 5 shows the variation of the center potential along the
channel for different oxide thicknesses. When the oxide thick-
ness is reduced, the controllability of the gate over the channel
potential increases. Therefore, continuous scaling down of the
oxide thickness reduces SCEs. However, the oxide thickness
should not be scaled down to very small values so that, tunnel-
ing through the thin oxide and hot-carrier effects become
prominent.VDS ¼ 0:1 V.
Figure 4 Center potential along the channel length at various
silicon thicknesses (r). Parameters used /M ¼ 4:6 eV,
NA ¼ 1 1016 cm3, L= 30 nm, tox ¼ 2 nm, VGS ¼ 0:1 V and
VDS ¼ 0:1 V.
Figure 5 Center potential along the channel length with various
oxide thicknesses ðtoxÞ. Parameters used /M ¼ 4:6 eV,
NA ¼ 1 1016 cm3, tSi ¼ 7:5 nm, L= 30 nm, VGS ¼ 0:1 V and
VDS ¼ 0:1 V.
Figure 7 Threshold voltage along the channel length at various
Drain Voltages. Parameters used /M ¼ 4:6 eV,
NA ¼ 1 1016 cm3, tSi ¼ 7:5 nm, L= 30 nm, and VGS ¼ 0:1 V.
Figure 8 Threshold voltage along the channel length at various
silicon thicknesses. Parameters used /M ¼ 4:6 eV,
NA ¼ 1 1016 cm3, L= 30 nm, tox ¼ 2 nm, VGS ¼ 0:1 V and
VDS ¼ 0:1 V.
Analytical modeling of threshold voltage for Cylindrical Gate All Around (CGAA) MOSFET 1175Fig. 6 demonstrates the center potential curve along the
channel length at various values of the drain voltage. The pres-
ence of DIBL effect can be easily observed from Fig. 6 as the
center potential minima point shows an upward movement
with the increasing of drain voltage. The threshold voltage
depends on the drain bias, gate length, body and oxide thick-
ness, oxide properties, gate work function, doping proﬁle (uni-
form or non-uniform), etc. In this paper, only the gate length,
drain bias, body and oxide thickness are taken as parameters.
Fig. 7 demonstrate the variation of threshold voltage along
the channel length for different drain bias. From Fig. 7, it is
clear that the threshold voltage appears to be very sensitive
to the gate length. It is also evident that as the channel length
decreases, the drain capacitance increases which lowers the
barrier. So to turn on the transistor, a lower gate voltage is
needed to overcome the barrier height. As a result, with
decreasing channel length there is a decrease in the thresholdFigure 6 Center potential along the channel length at various
Drain Voltages. Parameters used /M ¼ 4:6 eV,
NA ¼ 1 1016 cm3, tSi ¼ 7:5 nm, L= 30 nm, and VGS ¼ 0:1 V.voltage. From the same ﬁgure it also can be observed that as
drain bias increases, the barrier potential decreases which low-
ers the threshold voltage. Fig. 8 shows the variation of the
threshold voltage along the channel for different radius/Si thin
ﬁlm thicknesses. It can be seen that Vth also reduces as Si thin
ﬁlm thickness increases. This is because of the decrease in the
total depletion charge under the gate with increase in the Si
thin-ﬁlm thickness, leading to an early onset of inversion.
Thus, higher short channel effect immunity can be achieved
by reducing the body thickness of silicon-on-insulator (SOI).
Therefore, the ultra-thin body (UTB) MOSFET is considered
as one of the promising structures for future very large scale
integrated circuit (VLSI) applications [18].
Fig. 9 examines the variation of the threshold voltage along
the channel for different gate oxide thicknesses. The plot indi-
cates that a larger gate oxide thickness will induce a greater
threshold voltage roll-off. The gate gradually loses control ofFigure 9 Threshold voltage along the channel length at various
oxide thicknesses. Parameters used /M ¼ 4:6 eV,
NA ¼ 1 1016 cm3, tSi ¼ 7:5 nm, L= 30 nm, VGS ¼ 0:1 V and
VDS ¼ 0:1 V.
1176 K.P. Pradhan et al.the channel as the gate oxide thickness steadily increases. This
is because a larger oxide thickness will resist the vertical elec-
tric ﬁeld from the gate into the channel resulting in the degra-
dation of threshold behavior. Therefore, to suppress the
threshold voltage roll-off, thin gate oxide is preferred. So, con-
tinuous scaling down of the oxide thickness gives rise to better
device performances but on the other hand, oxide thickness
cannot be scaled down to very small values because tunneling
through the thin oxide and hot-carrier effects become promi-
nent. It is clear that there is a close match between the analyt-
ical results and the 3-D simulation results.5. Conclusion
An analytical center potential model for the CGAA MOSFET
is derived using a parabolic approximation of the channel pro-
ﬁle. The paper proposes that the threshold voltage calculation
using center potential is more accurate than to the previous
work wherein the threshold voltage is based on surface poten-
tial. An extensive analysis is carried out to ﬁnd the impact of
numerous device parameters on the center potential as well
as on the threshold voltage of the CGAA MOSFET. Also,
an appropriate selection of the oxide and the silicon thickness,
gives an optimum threshold voltage at a given channel length
and drain bias. The derived 2-D analytical model is well
matched with the simulation results obtained from
Sentaurus from Synopsys. The developed model may further
be useful to optimize the device parameters for a desired
performance.References
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